Test sequence compaction methods for acyclic sequential circuits using a time expansion model
Identifieur interne : 001848 ( Main/Exploration ); précédent : 001847; suivant : 001849Test sequence compaction methods for acyclic sequential circuits using a time expansion model
Auteurs : Toshinori Hosokawa [Japon] ; Tomoo Inoue [Japon] ; Toshihiro Hiraoka [Japon] ; Hideo Fujiwara [Japon]Source :
- Systems and Computers in Japan [ 0882-1666 ] ; 2002-09.
English descriptors
- KwdEn :
Abstract
Test sequences for acyclic sequential circuits can be generated by using a time expansion model. In this paper, static and dynamic test sequence compaction techniques are proposed in which the test sequence generated by the time expansion model has two characteristics: (1) The test sequence length is constant, and (2) The location of an undefined value (X) for all primary inputs can be determined independently of test generation faults. First, a static test sequence compaction method is proposed that uses a template which is independent of the value of the test sequence. Then a dynamic test sequence compaction method is presented using reverse transform fault simulation, performing fault simulation for the time expansion model of the test pattern in which the test sequence after compaction is reverse‐transformed. As a result of application of the proposed method to acyclic sequential circuits made by using partial scan design, the test sequence length was reduced by 19 to 34%. © 2002 Wiley Periodicals, Inc. Syst Comp Jpn, 33(10): 105–115, 2002; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/scj.1162
Url:
DOI: 10.1002/scj.1162
Affiliations:
Links toward previous steps (curation, corpus...)
- to stream Istex, to step Corpus: 000D42
- to stream Istex, to step Curation: 000D14
- to stream Istex, to step Checkpoint: 000F62
- to stream Main, to step Merge: 001928
- to stream Main, to step Curation: 001848
Le document en format XML
<record><TEI wicri:istexFullTextTei="biblStruct"><teiHeader><fileDesc><titleStmt><title xml:lang="en">Test sequence compaction methods for acyclic sequential circuits using a time expansion model</title><author><name sortKey="Hosokawa, Toshinori" sort="Hosokawa, Toshinori" uniqKey="Hosokawa T" first="Toshinori" last="Hosokawa">Toshinori Hosokawa</name></author><author><name sortKey="Inoue, Tomoo" sort="Inoue, Tomoo" uniqKey="Inoue T" first="Tomoo" last="Inoue">Tomoo Inoue</name></author><author><name sortKey="Hiraoka, Toshihiro" sort="Hiraoka, Toshihiro" uniqKey="Hiraoka T" first="Toshihiro" last="Hiraoka">Toshihiro Hiraoka</name></author><author><name sortKey="Fujiwara, Hideo" sort="Fujiwara, Hideo" uniqKey="Fujiwara H" first="Hideo" last="Fujiwara">Hideo Fujiwara</name></author></titleStmt><publicationStmt><idno type="wicri:source">ISTEX</idno><idno type="RBID">ISTEX:41030688F628B848CE3BB2A27FCD6D387AEAC60F</idno><date when="2002" year="2002">2002</date><idno type="doi">10.1002/scj.1162</idno><idno type="url">https://api.istex.fr/document/41030688F628B848CE3BB2A27FCD6D387AEAC60F/fulltext/pdf</idno><idno type="wicri:Area/Istex/Corpus">000D42</idno><idno type="wicri:Area/Istex/Curation">000D14</idno><idno type="wicri:Area/Istex/Checkpoint">000F62</idno><idno type="wicri:doubleKey">0882-1666:2002:Hosokawa T:test:sequence:compaction</idno><idno type="wicri:Area/Main/Merge">001928</idno><idno type="wicri:Area/Main/Curation">001848</idno><idno type="wicri:Area/Main/Exploration">001848</idno></publicationStmt><sourceDesc><biblStruct><analytic><title level="a" type="main" xml:lang="en">Test sequence compaction methods for acyclic sequential circuits using a time expansion model</title><author><name sortKey="Hosokawa, Toshinori" sort="Hosokawa, Toshinori" uniqKey="Hosokawa T" first="Toshinori" last="Hosokawa">Toshinori Hosokawa</name><affiliation wicri:level="1"><country xml:lang="fr">Japon</country><wicri:regionArea>Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd., Moriguchi</wicri:regionArea><wicri:noRegion>Moriguchi</wicri:noRegion></affiliation></author><author><name sortKey="Inoue, Tomoo" sort="Inoue, Tomoo" uniqKey="Inoue T" first="Tomoo" last="Inoue">Tomoo Inoue</name><affiliation wicri:level="1"><country xml:lang="fr">Japon</country><wicri:regionArea>Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma</wicri:regionArea><wicri:noRegion>Ikoma</wicri:noRegion></affiliation></author><author><name sortKey="Hiraoka, Toshihiro" sort="Hiraoka, Toshihiro" uniqKey="Hiraoka T" first="Toshihiro" last="Hiraoka">Toshihiro Hiraoka</name><affiliation wicri:level="1"><country xml:lang="fr">Japon</country><wicri:regionArea>Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd., Moriguchi</wicri:regionArea><wicri:noRegion>Moriguchi</wicri:noRegion></affiliation></author><author><name sortKey="Fujiwara, Hideo" sort="Fujiwara, Hideo" uniqKey="Fujiwara H" first="Hideo" last="Fujiwara">Hideo Fujiwara</name><affiliation wicri:level="1"><country xml:lang="fr">Japon</country><wicri:regionArea>Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma</wicri:regionArea><wicri:noRegion>Ikoma</wicri:noRegion></affiliation></author></analytic><monogr></monogr><series><title level="j">Systems and Computers in Japan</title><title level="j" type="abbrev">Syst. Comp. Jpn.</title><idno type="ISSN">0882-1666</idno><idno type="eISSN">1520-684X</idno><imprint><publisher>Wiley Subscription Services, Inc., A Wiley Company</publisher><pubPlace>New York</pubPlace><date type="published" when="2002-09">2002-09</date><biblScope unit="volume">33</biblScope><biblScope unit="issue">10</biblScope><biblScope unit="page" from="105">105</biblScope><biblScope unit="page" to="115">115</biblScope></imprint><idno type="ISSN">0882-1666</idno></series><idno type="istex">41030688F628B848CE3BB2A27FCD6D387AEAC60F</idno><idno type="DOI">10.1002/scj.1162</idno><idno type="ArticleID">SCJ1162</idno></biblStruct></sourceDesc><seriesStmt><idno type="ISSN">0882-1666</idno></seriesStmt></fileDesc><profileDesc><textClass><keywords scheme="KwdEn" xml:lang="en"><term>acyclic sequential circuit</term><term>reverse transformation fault simulation.</term><term>template</term><term>test sequence compaction</term><term>time expansion model</term></keywords></textClass><langUsage><language ident="en">en</language></langUsage></profileDesc></teiHeader><front><div type="abstract" xml:lang="en">Test sequences for acyclic sequential circuits can be generated by using a time expansion model. In this paper, static and dynamic test sequence compaction techniques are proposed in which the test sequence generated by the time expansion model has two characteristics: (1) The test sequence length is constant, and (2) The location of an undefined value (X) for all primary inputs can be determined independently of test generation faults. First, a static test sequence compaction method is proposed that uses a template which is independent of the value of the test sequence. Then a dynamic test sequence compaction method is presented using reverse transform fault simulation, performing fault simulation for the time expansion model of the test pattern in which the test sequence after compaction is reverse‐transformed. As a result of application of the proposed method to acyclic sequential circuits made by using partial scan design, the test sequence length was reduced by 19 to 34%. © 2002 Wiley Periodicals, Inc. Syst Comp Jpn, 33(10): 105–115, 2002; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/scj.1162</div></front></TEI><affiliations><list><country><li>Japon</li></country></list><tree><country name="Japon"><noRegion><name sortKey="Hosokawa, Toshinori" sort="Hosokawa, Toshinori" uniqKey="Hosokawa T" first="Toshinori" last="Hosokawa">Toshinori Hosokawa</name></noRegion><name sortKey="Fujiwara, Hideo" sort="Fujiwara, Hideo" uniqKey="Fujiwara H" first="Hideo" last="Fujiwara">Hideo Fujiwara</name><name sortKey="Hiraoka, Toshihiro" sort="Hiraoka, Toshihiro" uniqKey="Hiraoka T" first="Toshihiro" last="Hiraoka">Toshihiro Hiraoka</name><name sortKey="Inoue, Tomoo" sort="Inoue, Tomoo" uniqKey="Inoue T" first="Tomoo" last="Inoue">Tomoo Inoue</name></country></tree></affiliations></record>Pour manipuler ce document sous Unix (Dilib)
EXPLOR_STEP=$WICRI_ROOT/Ticri/CIDE/explor/OcrV1/Data/Main/Exploration
HfdSelect -h $EXPLOR_STEP/biblio.hfd -nk 001848 | SxmlIndent | more
Ou
HfdSelect -h $EXPLOR_AREA/Data/Main/Exploration/biblio.hfd -nk 001848 | SxmlIndent | more
Pour mettre un lien sur cette page dans le réseau Wicri
{{Explor lien
|wiki= Ticri/CIDE
|area= OcrV1
|flux= Main
|étape= Exploration
|type= RBID
|clé= ISTEX:41030688F628B848CE3BB2A27FCD6D387AEAC60F
|texte= Test sequence compaction methods for acyclic sequential circuits using a time expansion model
}}
| This area was generated with Dilib version V0.6.32. |  |